

INTERFLOP - UNISIM-VP – ARM FRONT-END

October 6th 2021 – INTERFLOP Semi-Annual Meeting – Yves LHUILLIER, Franck VEDRINE













HOW DID WE GET HERE ?

- 4 objectives from sound to ... less sound
 - Enhance numerical analysis capabilities of our simulators (INTERFLOP)
 - Tackle numerical stability in artificial intelligence algorithms
 - Tackle numerical problems in representative embedded systems
 - Tackle GPU simulation and modeling

Means to do it

- Start a new ARMv8 simulator
- Make it capable of running a full linux distro (+ Keras + TF + OpenCL)
- Retain all previous UNISIM-VP instrumentation capabilities
- Provide the optimal instruction floating-point description
 - Efficient Simulation
 - Flexible Instrumentation
 - Optimize Code factorization







→ UNISIM-VP Quick Overview

Pre-Existing instrumentation capabilities

On-going work & FP instrumentations



October 6th 2021 – INTERFLOP Semi-Annual Meeting – Yves LHUILLIER, Franck VEDRINE | 4



UNISIM-VP QUICK OVERVIEW

- Electronic Systems Virtualization
 - Hardware design exploration
 - Test bench virtualization
 - Interoperability
 - Resource optimization
 - Instrumentation
 - Sandboxing (cybersecurity)
- Reusing common tools for V&V, safety and cybersecurity
 - Decrease development costs
 - Increase confidence







Models and simulators are critical tools for designing and testing and validating electronic and cyber-physical systems.











http://unisim-vp.org

What we want

Tools for software development

- Early prototyping and debug
- Verification and validation
- Maintenance and Monitoring

Tools for code analysis

- Safety & Security
- Numerical stability
- Reverse engineering







Hightlights & Major achievements

•Full System Simulators

Full software stacks



ISA decoder front-ends for CyberSecurity

• Interfacing internal & external tools

BINSEC GROUPE RENAULT

Numerical Stability Analyzers

• Numerical Stability in embedded systems (train)

THALES •Support for rare processor brands

• High confidence level

« Validation with code introspection of a virtual platform for sandboxing and security analysis » In *C&ESAR 2019 Conference - Virtualization and Cybersecurity*, 2019

Roadmap

Scientific

- Embedded/Edge AI Code Analysis ToolSuite
- Enhanced tooling for HW/SW reverse engineering

Technical

- GPU / TPU / NPU simulation
- Ease addition of Non-expert interface







UNISIM-VP Quick Overview

Pre-Existing instrumentation capabilities

On-going work & FP instrumentations



October 6th 2021 – INTERFLOP Semi-Annual Meeting – Yves LHUILLIER, Franck VEDRINE | 9



ADVANCED AND REPRESENTATIVE UNISIM INSTRUMENTATION

- Connecting our concrete simulators to symbolic tools
- Using unmodified original simulator code
- Heavy use of C++ templates to instantiate different simulator instances (recompilation)
- Enables:
 - Connection to symbolic and formal tools
 - Self-introspection, e.g. for simulation self-tests



EXTENDING UNISIM-VP FOR GENERIC CODE ANALYSIS

Connecting our concrete simulators to symbolic tools

How ? Re-write all hardware simulators to use flexible data types. Curiously enough, this is often not that hard (thanks to C++)...

ulator	UNISIM-VP Instruction Set Description Encodings – Disassembly – Behavior			
Ex: processor sim	<pre>add.execute(cpu) { U32 operand1 = cpu.GetRegister(r1); U32 operand2 = cpu.GetRegister(r2); U32 result = operand1 + operand2; cpu.SetRegister(result); }</pre>			



Executing instruction on **concrete** values



Executing instruction on **symbolic** values

Provides a uniform way to deploy a wide range of code analyzers

- Numerical stability (floating point instrumentation)
- Code sanitizing (e.g. computation on uninitialized values)
- Taint analysis





BINSEC is a binary code analyzer for security

leveraging formal methods & automatic code verification

https://binsec.github.io





- Why verify instruction set simulator ?
 - Some critical systems are tested and validated on simulators
 - Formal methods based on semantic accuracy
- Why validate using single instruction tests (unit tests)?
 - Simulator errors are hard to spot on full application runs
 - Only way to verify every machine instruction
- Why a self-verifying simulator ?
 - Writing unit tests is tedious
 - Running unit tests is tedious





PRINCIPLES OF THE SELF-VERIFYING SIMULATOR



October 6th 2021 – INTERFLOP Semi-Annual Meeting – Yves LHUILLIER, Franck VEDRINE | 14





INSTRUCTION DISCOVERY

2 usual techniques:

- Random generation of instruction bytes
- Derive random encodings of documented instructions

Unfortunately infeasible in x86-64

0-4	1-3	?1	?1	?1,2,4	?1,2,4
Prefixes	OpCode	ModR/M	SIB	Displacement	Immediate

- Up to 15 bytes long instructions
- (much) more than one way to encode an instruction

Forced to use a little of x86-64 knowledge





Rate of instruction discovery





INSTRUCTION COMPARISON

• Monitoring instruction side effect is complex

- Looking at everything that may have changed is hard
- Looking only at things that changed in simulation is biased
- Some side effects may be hard to compare
- Once again a little x86-64 knowledge is required
 - Lookup simulation side-effects
 - Lookup common hardware feature: flag values
 - Transfer comparison values to memory
- Some side effects may (still) be hard to compare





Native execution of instruction tests raise issues

- Side effect may be unsafe for execution
- Random inputs may generate errors

Side effect	difficulty	Resolution
Memory access	May access memory randomly	a) Fix target address using input value controlb) Run in an protected environment
Branch	May transfer control to any memory location	Step in debugger
Interrupts and Traps	Leave the program scope	Run in an hypervisor
Hypervisor ops	Hard to confine	Hardware debug ?
Access HW counters	Environment dependent values	No satisfying solution to our knowledge



A SANDBOX DETECTION BUG IN QEMU

For other simulators:

- Self-testing should work elsewhere
- Generated tests can also be reused

Among our own bugs

- We picked the trickiest
- Checked other simulators...

Incorrect simulation in QEMU

- Incorrect decoding of instruction prefixes
- Incorrect address computation
- Allows simple sandbox detection
- May confuse malware analyzers

QEMU QEMU

Overview Code Bugs Blueprints Translations Answers

qemu-x86_64 segment prefixes error 🙎

Bug #1847467 reported by 🧕 Yves Lhuillier on 2019-10-09

This bug affects you 🖉

Affects	;	Status	Importance	Assigned to
⊳	🖺 QEMU 🖉	New 🕖	Undecided	Unassigned 🖉

qemu-x86_64 segment prefixes error Bug #1847467





RECENT DISCOVERY OF A NEW FUNCTIONAL BUG

QEMU > QEMU > Issues > #364	Add a to do
Closed Created 4 months ago by 🎲 Yves Lhuillier Reopen issue	Assignee
qemu-aarch64: incorrect signed comparison in ldsmax instructions 🖉	@rth7680
The ldsmax instruction provides incorrect results with negative operands in memory. The problem occurs when the operand size is strictly less than 64 bits (ldsmaxb, ldsmaxh and ldsmax %w).	Epic This feature is locked. Upgrade plan
Attaching a small C++ program reproducing the issue 📎 ldsmax.cc. The program has 3 arguments which correspond to the three ldsmax operands (only ldsmaxb is tested).	Milestone None
\$ qemu-aarch64 a.out 0 -1 3 before: 0, -1, 3 after: 3, -1, -1	Time tracking ⑦ No estimate or time spent
The output shows that the instruction computes -1 as the result of signed maximum of -1 and 3. Notes:	Due date None
 quick code inspection reveals that all ldsmax operands are treated as 64 bits signed integers but memory operands may not be signed extended as needed. a similar issue should appear for ldsmin instructions Edited 4 months ago by Yves Lhuillier	Labels Closed Fixed kind Bug accel: TCG target: arm
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information	Weight None
Linked issues 🛛 🗋 0	Health status None







UNISIM-VP Quick Overview

Pre-Existing instrumentation capabilities

On-going work & FP instrumentations



October 6th 2021 – INTERFLOP Semi-Annual Meeting – Yves LHUILLIER, Franck VEDRINE | 20



EVALUATION AND VALIDATION OF AI SOFTWARE IN EMBEDDED SYSTEMS

- Moving AI software to Embedded/Edge
 - For efficiency
 - For privacy
 - For responsiveness
- Specialized Hardware selection
 - Data type (FP, integer)
 - Precision
- Validation on real hardware
 - (re)validate robustness
 - Hardware failures (sensors, memory)
- 2-staged work (on-going)
 - Full instrument-ready ARMv8/Linux Simulator
 - Al numerical analysis deployment





EVALUATION AND VALIDATION OF AI SOFTWARE IN EMBEDDED SYSTEMS



- Demonstrating an emulator capable of
 - Running full CPS software stacks (e.g. QEMU)
 - Performing numerical analysis & code sanitizing (e.g. Verrou Valgrind)



FULL INSTRUMENT-READY ARMV8/LINUX SIMULATOR

U WARSHAMPCSTTTM	× +		- 6 K	TRACES2 PowerVew for PowerPC - (Billiet) -
6 - 0 0	0 localhost:12360	@ 4	N D ¥ =	The Edit View Var Break Run CPU Mic: Trace Perf Cov MPC3000 Window Help
		(3777.11)		HEALFELDERS AND ADD BE Black Store and Back
	1 1 🖬 🗤 3n 3n 100			addy/line_code label memoric comment 2011 (Cache_sould ec)
INFINING MINISTER	new tell Ing CW Instruction profile /	Ston for HARDWARE Perphera_core_2 insertion-counter	7×	WUNDSOGAAL CONDICK R.D. BUILDING CONDICTION
LiteSMI MIPCS777M debugger gdb-server1 gdb-server1 gdb-server1 gdb-server1 cAAL_SUS CAAL_CLK DMAMUX_1 DMAMUX_2 DMAMUX_2 DMAMUX_3 DMAMUX_3 DMAMUX_3 DMAMUX_5 DMAMU	30.04 30.04 50.04 <td< td=""><td>y function ipheral_Core_2.instruction.counter</td><td></td><td>Projection Projection Projection</td></td<>	y function ipheral_Core_2.instruction.counter		Projection Projection
- LN_CLK - LN_CLK - LNPerD_0 - LNPerD_1 - LNPerD_2				db-server2: 60001 Angister 964 can't be read because it is unknown db-server2: 60001 Angister 964 can't be read because it is unknown db-server2: 60001 Angister 964 can't be read because it is unknown
- user-interface - UR_CLX - URFlexD_0 - URFlexD_1 - URFlexD_14 - URFlexD_14				db-server2 (MADD) Anglister 904 can't be read because it is unknown db-server2 (MADD) Anglister 904 can't be read because it is unknown db-server2 (RADD) Anglister 904 can't be read because it is unknown db-server2 (RADD) Anglister 904 can't be read because it is unknown db-server2 (RADD) Anglister 904 can't be read because it is unknown

Classical Full System Simulator Features: debugging, profiling, coverage







FULL INSTRUMENT-READY ARMV8/LINUX SIMULATOR







AI NUMERICAL ANALYSIS



Tests realized on a state-of-the-art resnet50 object classifier

<pre>gemuarm64:~/demov1\$ python3 resnet50_tflite.py</pre>
[(7, 0.997771), (8, 0.0016825073), (86, 0.00039529198)]
qemuarm64:~/demovl\$ ls
README.md re <u>spet50 tflite respet50 tflite</u> .py rooster.npy
<pre>qemuarm64:~/demov1\$ hc_taint_file_rooster.npy</pre>
File `rooster.npy' tainted.
<pre>gemuarm64:~/demov1\$ python3 resnet50_tflite.py</pre>
[(7 , 0 .9977697), (β , 0 .0016822838), (86, 0 .00039665092)]
qemuarmb4:~/demov1\$

Simple Numerical Analysis -> Direct impact observation of degraded hardware accuracy





PREPARING AN EFFICIENT FP-OPS DESCRIPTION IN UNISIM-VP

• We like our instruction descriptions to be intuitive while retaining a specification aspect

Operation

Intel

ARM

VADDPS (VEX.128 encoded version) DEST[31:0] ← SRC1[31:0] + SRC2[31:0] DEST[63:32] ← SRC1[63:32] + SRC2[63:32] DEST[95:64] ← SRC1[95:64] + SRC2[95:64] DEST[127:96] ← SRC1[127:96] + SRC2[127:96] DEST[VLMAX-1:128] ← 0

VPADDD (VEX.128 encoded version)

 $DEST[31:0] \leftarrow SRC1[31:0]+SRC2[31:0]$ $DEST[63:32] \leftarrow SRC1[63:32]+SRC2[63:32]$ $DEST[95:64] \leftarrow SRC1[95:64]+SRC2[95:64]$ $DEST[127:96] \leftarrow SRC1[127:96]+SRC2[127:96]$ $DEST[VLMAX-1:128] \leftarrow 0$

bits(N) FPAdd(bits(N) op1, bits(N) op2, FPCRType fpcr)

CheckFPAdvSIMDEnabled64();

```
bits(datasize) operand1 = V[n];
bits(datasize) operand2 = V[m];
bits(datasize) result;
bits(2*datasize) concat = operand2:operand1;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
    if pair then
        element1 = Elem[concat, 2*e, esize];
        element2 = Elem[concat, (2*e)+1, esize];
```

else
 element1 = Elem[operand1, e, esize];
 element2 = Elem[operand2, e, esize];
Elem[result, e, esize] = FPAdd(element1, element2, FPCR);

V[d] = result;

```
assert N IN {16,32,64};
rounding = FPRoundingMode(fpcr);
(type1,sign1,value1) = FPUnpack(op1, fpcr);
(type2,sign2,value2) = FPUnpack(op2, fpcr);
(done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
if !done then
    inf1 = (type1 == FPType_Infinity); inf2 = (type2 == FPType_Infinity);
                                       zero2 = (type2 == FPType_Zero);
    zero1 = (type1 == FPType_Zero);
    if inf1 && inf2 && sign1 == NOT(sign2) then
        result = FPDefaultNaN():
        FPProcessException(FPExc_InvalidOp, fpcr);
    elsif (inf1 && sign1 == '0') || (inf2 && sign2 == '0') then
        result = FPInfinity('0'):
    elsif (inf1 && sign1 == '1') || (inf2 && sign2 == '1') then
        result = FPInfinity('1');
    elsif zero1 && zero2 && sign1 == sign2 then
        result = FPZero(sign1):
    else
        result_value = value1 + value2;
        if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
           result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
           result = FPZero(result_sign);
        else
           result = FPRound(result_value, fpcr, rounding);
```

return result;



PREPARING AN EFFICIENT FP-OPS DESCRIPTION IN UNISIM-VP

```
template <typename SOFTDBL, class ARCH> static
void Add( SOFTDBL& acc, SOFTDBL const& op2, ARCH& arch, uint32_t fpscr_val )
{
    Flags flags;
    flags.setRoundingMode( RMode.Get( fpscr_val ) );
    acc.plusAssign(op2, flags);
    // Process exceptions (Underflow, Overflow, InvalidOp, Inexact)
    if (FZ.Get( fpscr_val ) and (FlushToZero( acc, fpscr_val ) or (acc.isZero() and flags.isApproximate()))) {
        FPProcessException( arch, UFC, 0 );
        return;
    }
    if (flags.hasQNaNResult())
        FPProcessException( arch, IOC, fpscr_val );
    if (flags.isApproximate()) {
        if (flags.isOverflow()) FPProcessException( arch, OFC, fpscr_val );
        else if (flags.isUnderflow()) FPProcessException( arch, UFC, fpscr_val );
        FPProcessException( arch, IXC, fpscr_val );
    }
}
```

TODO:

- Clearly separate hardware specificities (exceptions, flags)
- Maximize use of legible operators (+, -, *, abs,...)
- (re)Connect and maintain connections to InterFlop APIs



Thank You!

Commissariat à l'énergie atomique et aux énergies alternatives Institut List | CEA SACLAY NANO-INNOV | BAT. 861 – PC142 91191 Gif-sur-Yvette Cedex - FRANCE www-list.cea.fr

Établissement public à caractère industriel et commercial | RCS Paris B 775 685 019